

Most of the slides in this lecture are either from or adapted from slides provided by the authors of the textbook "Computer Systems: A Programmer's Perspective," 2<sup>nd</sup> Edition and are provided from the website of Carnegie-Mellon University, course 15-213, taught by Randy Bryant and David O'Hallaron in Fall 2010. These slides are indicated "Supplied by CMU" in the notes section of the slides.

tor t *de	<b>r</b> (i = 0; i t = t OP d[i est = t;	< lengt ];	cn; 1++.	,						
}			lethod Integer Double FP							
} Method	Integer	r	Doubl	le FP	1					
} Method Operation	Integer Add	r Mult	Doubl Add	le FP Mul	lt					
Method Operation Combine1 –O1	Add 1 12.0	r Mult 12.0	Doubl Add 12.0	le FP Mul 13.(	lt 0					

Finally, we recognize that we don't need to update **\*dest** on each iteration, but only when we're done.



Instruction characte	eristics		
Instruction	Latency	Cycles/Issue	Capacity
Integer Add	1	1	4
Integer Multiply	3	1	1
Integer/Long Divide	3-30	3-30	1
Single/Double FP Add	3	1	1
Single/Double FP Multiply	5	1	2
Single/Double FP Divide	3-15	3-15	1
Load	4	1	2
Store	-	1	2

These figures are for those cases in which the operands are either in registers or are immediate. For the other cases, additional time is required to load operands from memory or store them to memory.

"Cycles/Issue" is the number of clock cycles that must occur from the start of execution of one instruction to the start of execution to the next. The reciprocal of this value is the throughput: the number of instructions (typically a fraction) that can be completed per cycle.

"Capacity" is the number of functional units that can do the indicated operations.

The figures for load and store assume the data is coming from/going to the data cache. Much more time is required if the source or destination is RAM.

The latency for stores is a bit complicated – we might discuss it in a later lecture.

	Inte	eger	Floatir	ng Point
	+	*	+	*
atency	1.00	3.00	3.00	5.00
hroughput	4.00	1.00	1.00	2.00

Derived from a slide provided by CMU.

We assume that the source and destination are either immediate (source only) or registers. Thus, any bottlenecks due to memory access do not arise.

Each integer add requires one clock cycle of latency. It's also the case that, for each functional unit doing integer addition, the time required between add instructions is one clock cycle. However, since there are four such functional units, all four can be kept busy with integer add instructions and thus the aggregate throughput can be as good as one integer add instruction completing, on average, every .25 clock cycles, for a throughput of 4 instructions/cycle.

Each integer multiply requires three clock cycles. But since a new multiply instruction can be started every clock cycle (i.e., they can be pipelined), the aggregate throughput can be as good as one integer multiply completing every clock cycle.

Each floating point multiply requires five clock cycles, but they can be pipelined with one starting every clock cycle. Since there are two functional units that can perform floating point multiply, the aggregate throughput can be as good as one completing every .5 clock cycles, for a throughput of 2 instructions/cycle.

<ul> <li>x86-64 Compilation of Combine4</li> <li>Inner loop (case: SP floating-point multiply)</li> </ul>						
	.L519: # Loop:					
	mullss (%rax addg \$1, %rg	,%rdx,4), dx	%xmm0 #	t = t * c i++	1[i]	
	cmpq %rdx, % jg .L519	rbp	# #	Compare l If >, got	ength:i o Loop	
	Method	Inte	ger	Doub	le FP	
	Operation	Add	Mult	Add	Mult	
	Combine4	1.27	3.00	3.00	5.00	
	Latency bound	1.00	3.00	3.00	5.0	
	Throughput bound	0.25	1.00	1.00	0.50	
CS33 Intro to 0	Computer Systems	:	XVI-6			

These numbers are for the Haswell CPU. The row labelled "Combine4" gives the actual time, in clock cycles, taken by each execution of the loop. The row labelled "Latency bound" gives the time required for the arithmetic instruction (integer add or multiply, double-precision floating-point add or multiply) in each execution of the loop. The last row, "Throughput bound", gives the time required for the arithmetic instructions if they can be executed without delays by the multiple execution units – i.e., there are no data hazards (as explained in the previous lecture).



This is Figure 5.13 of Bryant and O'Hallaron. It shows the code for the single-precision floating-point version of our example.



These are Figures 5.14 a and b of Bryant and O'Hallaron.

Since the values in %rax and %rbp don't change during the execution of the inner loop, they're not critical to the scheduling and timing of the instructions. Assuming the branch is taken, the **cmp** and **jg** instructions also aren't a factor in determining the timing of the instructions. We focus on what's shown in the righthand portion of the slide.



Here we modify the graph of the previous slide to show the relative times required of **mul**, **load**, and **add**.



This is Figure 5.15 of Bryant and O'Hallaron.



Without pipelining, the data flow would appear as shown in the slide.



The loads depend only on the computation of the array index, which is quickly done by addition units. Thus, the loads can be pipelined.

It's clear that the multiplies form the critical path, since they use the results of the previous multiplies.



The loads depend only on the computation of the array index, which is quickly done by addition units. Thus, the loads can be pipelined.

It's clear that the multiplies form the critical path, since they use the results of the previous multiplies.



Since the multiplies form the critical path, here we focus only on them. In what's shown here, only one multiply can be done at a time, since the result of the one multiply is needed for the next.

# Loop Unrolling



CS33 Intro to Computer Systems

method	inte	ger	Doub	le FP
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.00	3.00	5.00
Unroll 2x	1.01	3.00	3.00	5.00
Latency bound	1.0	3.0	3.0	5.0
Throughput bound	0.25	1.0	1.0	0.5
Helps Integer add – reduces loop over Others don't impr – still sequential de	rhead ove. <mark>W</mark> i pendenc	hy?		





How much time is required to compute the products shown in the slide? The multiplications in the upper right of the tree, directly involving the  $d_i$ , could all be done at once, since there are no dependencies; thus, computing them can be done in D cycles, where D is the latency required for multiply. This assumes we have a sufficient number of functional units to do this, thus this is a lower bound. The multiplications in the lower left must be done sequentially, since each depends on the previous; thus, computing them requires (N/2)\*D cycles. Since the first of the top right multiplies must be completed before the bottom left multiplies can start, the overall performance has a lower bound of (N/2 + 1)\*D.

### Effect of Reassociation

Method	Inte	ger	Doub	le FP
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.00	3.00	5.00
Unroll 2x	1.01	3.00	3.00	5.00
Unroll 2x, reassociate	1.01	1.51	1.51	2.51
Latency bound	1.0	3.0	3.0	5.0
Throughput bound	.25	1.0	1.0	.5

XVI–19

• Nearly 2x speedup for int \*, FP +, FP \*

reason: breaks sequential dependency

x = x OP (d[i] OP d[i+1]);

CS33 Intro to Computer Systems



Here one "accumulator" (x0) is summing the array elements with even indices, the other (x1) is summing array elements with odd indices.

Method	Inte	ger	Doub	le FP
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.00	3.00	5.00
Unroll 2x	1.01	3.00	3.00	5.00
Unroll 2x, reassociate	1.01	1.51	1.51	2.51
Unroll 2x parallel 2x	.81	1.51	1.51	2.51
Latency bound	1.0	3.0	3.0	5.0
Throughput bound	.25	1.0	1.0	.5

• 2x speedup (over unroll 2x) for int \*, FP +, FP \*

- breaks sequential dependency in a "cleaner," more obvious way

XVI-21

x0 = x0 OP d[i];x1 = x1 OP d[i+1];

### CS33 Intro to Computer Systems

# Separate Accumulators



## Quiz 1

We're making progress. With two accumulators we get a two-fold speedup. With three accumulators, we can get a three-fold speedup. How much better performance can we expect if we add even more accumulators?

- a) It keeps on getting better as we add more and more accumulators
- b) It's limited by the latency bound
- c) It's limited by the throughput bound
- d) It's limited by something else

CS33 Intro to Computer Systems

XVI-23 Copyright © 2024 Thomas W. Doeppner. All rights reserved.



This is Figure 5.30 from the textbook.

Method	Integ	er	Doub	le FP
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.0	3.0	5.0
Achievable scalar	.52	1.01	1.01	.54
Latency bound	1.00	3.00	3.00	5.00
Throughput bound	.25	1.00	1.00	.5
Throughput bound	.25	1.00	1.00	.5
Throughput bound	.25	1.00	1.00	.5

Based on a slide supplied by CMU.

Method	Inte	ger	Doub	le FP
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.0	3.0	5.0
Achievable Scalar	.52	1.01	1.01	.54
Latency bound	1.00	3.00	3.00	5.00
Throughput bound	.25	1.00	1.00	.5
Achievable Vector	.05	.24	.25	.16
Vector throughput bound	.06	.12	.25	.12
Make use of SS     _ parallel operat	SE Instruc ions on mu	tions Itiple data e	elements	

Based on a slide supplied by CMU.

SSE stands for "streaming SIMD extensions". SIMD stands for "single instruction multiple data" – these are instructions that operate on vectors.



One way of improving the utilization of the functional units of a processor is hyperthreading. The processor supports multiple instruction streams ("hyper threads"), each with its own instruction control. But all the instruction streams share the one set of functional units.



Going a step further, one can pack multiple complete processors onto one chip. Each processor is known as a core and can execute instructions independently of the other cores (each has its private set of functional units). In addition to each core having its own instruction and data cache, there are caches shared with the other cores on the chip. We discuss this in more detail in a subsequent lecture.

In many of today's processor chips, hyperthreading is combined with multiple cores. Thus, for example, a chip might have four cores each with four hyperthreads. Thus, the chip might handle 16 instruction streams.



Most of the slides in this lecture are either from or adapted from slides provided by the authors of the textbook "Computer Systems: A Programmer's Perspective," 2<sup>nd</sup> Edition and are provided from the website of Carnegie-Mellon University, course 15-213, taught by Randy Bryant and David O'Hallaron in Fall 2010. These slides are indicated "Supplied by CMU" in the notes section of the slides.

This is the first of two lectures on memory hierarchy. The second, covering secondary storage (disk, etc.) will be given in a few weeks.



# SRAM vs DRAM Summary

	Trans. per bit	Access time	Needs refresh?	Needs EDC?	Cost	Applications
SRAM	4 or 6	1X	No	Maybe	100x	Cache memories
DRAM	1	10X	Yes	Yes	1X	Main memories,



Note that the chip in the slide contains 16 supercells of 8 bits each. The supercells are organized as a 4x4 array.







The memory controller pulls in eight supercells from eight DRAM modules and transfers them to the processor over the memory bus.



Adapted from a slide supplied by CMU.



This slide is based on figures from **What Every Programmer Should Know About Memory** (http://www.akkadia.org/drepper/cpumemory.pdf), by Ulrich Drepper. It's an excellent article on memory and caching.

It is costly to make DRAM cell arrays run at a faster rate. Thus, rather than speed up the operation of the individual modules, they are organized to transfer in parallel. Thus, all that needs to be sped up is the bus that carries the data (something that is relatively inexpensive to do).

With SDR (Single Data-Rate DRAM), the DRAM cell array produces data at the same frequency as the memory bus, sending data on the rising edge of the signal.

With DDR1 (double data-rate), data is sent twice as fast by "double-pumping" the bus: sending data on both the rising and falling edges of the signal. To get data out of the cell array at this speed, data from two adjacent supercells are produced at once. These are buffered so that one doubleword at a time can be transmitted over the bus.

With DDR2, the frequency of the memory bus is doubled, and four supercells are produced at once. DDR3 takes this one step further, with eight supercells being produced at once. DDR4 takes this a step further and delivers 16 supercells at once.

Note that the processor fetches and stores 64 bytes of data at a time (for reasons having to do with caching, which we cover later in this lecture).



DDR4 memory became available in 2015. It's 16 times as fast as SDRAM, but transfers 64 consecutive bytes at a time, the same as DDR3. DDR5 is currently being discussed.

## Quiz 2

A program is loading randomly selected bytes from memory. These bytes will be delivered to the processor on a DDR4 system at a speed that's n times that of an SDR system, where n is:

a)	8
b)	4
c)	2

d) 1

CS33 Intro to Computer Systems

XVI-39 Copyright © 2024 Thomas W. Doeppner. All rights reserved.

# <section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><table-container>

Caching to th	e Rescue	
	CPU	]
	Cache	
CS33 Intro to Computer Systems	XVI-41	Copyright © 2024 Thomas W. Doeppner. All rights reserved.

Sitting between the processor and RAM are one or more caches. (They actually are on the chip along with the processor.) Recently accessed items by the processor reside in the cache, where they are much more quickly accessed than directly from memory. The processor does a certain amount of pre-fetching to get things from RAM before they are needed. This involves a certain amount of guesswork, but works reasonably well, given well behaved programs.



"ALU" (arithmetic and logic unit) is a traditional term for the instruction and execution units of a processor.



















t=1 s=2 b=1 x xx x	M=16 byte addresses, B=2 bytes/block, S=4 sets, E=1 Blocks/set			
	Addre	ss trac	e (reads, one by	rte per read):
		0	[00002],	miss
		1	[0001 <sub>2</sub> ],	hit
		7	[0111 <sub>2</sub> ],	miss
		8	[1000 <sub>2</sub> ],	miss
		0	[0 <u>00</u> 0 <sub>2</sub> ]	miss
	v	Tag	Block	
Set 0	1	0	M[0-1]	
Set 1				
Set 2				
Set 2	1	Ο	M[6-7]	





Note that the cache holds two rows of the matrix; each cache block holds four doubles. When a[0][0] is read, so are a[0][1] through a[0][3]. Thus, after one cache miss, we get three hits.



For each reference to an element of the matrix, its entire row is brought into the cache, even though the rest of the row is not immediately used.



If arrays x and y have the same alignment, i.e., both start in the same cache set, then each access to an element of y replaces the cache line containing the corresponding element of x, and vice versa. The result is that the loop is executed very slowly — each access to either array results in a conflict miss.



However, if the two arrays start in different cache sets, then the loop executes quickly — there is a cache miss on just every fourth access to each array.