CS 33

Architecture and Optimization (3)

CS33 Intro to Computer Systems *XVI–1* Copyright © 2024 Thomas W. Doeppner. All rights reserved.

The program so far

```
void combine4(vec_ptr_t v, data_t *dest){
   int i;
  int length = vec length(v);
  data t *d = get vec start(v);
  data t t = IDENT;
  for (i = 0; i < length; i+1t = t OP d[i];
  *dest = t;
}
```


Can we do better?

CS33 Intro to Computer Systems XVI–2 CS33 Thomas W. Doeppner. All rights reserved. All rights

Modern CPU Design

Haswell CPU

• **Instruction characteristics**

Haswell CPU Performance Bounds

x86-64 Compilation of Combine4

• **Inner loop (case: SP floating-point multiply)**

CS33 Intro to Computer Systems XVI–6 Copyright © 2024 Thomas W. Doeppner. All rights reserved.

Inner Loop

CS33 Intro to Computer Systems XVI–7 CS33 Intro to Computer Systems

Data-Flow Graphs of Inner Loop

Relative Execution Times

CS33 Intro to Computer Systems *XVI–9* Copyright © 2024 Thomas W. Doeppner. All rights reserved.

Data Flow Over Multiple Iterations

CS33 Intro to Computer Systems XVI–10 CS33 Thomas W. Doeppner. All rights reserved. All right

Pipelined Data-Flow Over Multiple Iterations

CS33 Intro to Computer Systems XVI–11 Copyright © 2024 Thomas W. Doeppner. All rights reserved.

Pipelined Data-Flow Over Multiple Iterations

CS33 Intro to Computer Systems *XVI–12* Copyright © 2024 Thomas W. Doeppner. All rights reserved.

Pipelined Data-Flow Over Multiple Iterations

CS33 Intro to Computer Systems *XVI–13* Copyright © 2024 Thomas W. Doeppner. All rights reserved.

Combine4 = Serial Computation (OP = *)

• **Computation (length=8)**

((((((((1 * d[0]) * d[1]) * d[2]) * d[3]) * d[4]) * d[5]) * d[6]) * d[7])

- **Sequential dependence**
	- **performance: determined by latency of OP**

 d_1

 $1 d_0$

Loop Unrolling

```
void unroll2x(vec_ptr_t v, data_t *dest)
\{int length = vec length(v);
      int limit = length-1;
     data t *d = qet vec start(v);
    data t x = IDENT;
      int i;
      /* Combine 2 elements at a time */
     for (i = 0; i < 1 imit; i+=2 {
         x = (x \t{OP} d[i]) \t{OP} d[i+1]; }
      /* Finish any remaining elements */
      for (; i < length; i++) {
         x = x OP d[i];
\left\{\begin{array}{cc} 0 & 0 \\ 0 & 0 \end{array}\right\}*dest = x;
}
```
• **Perform 2x more useful work per iteration**

CS33 Intro to Computer Systems XVI–15 Copyright © 2024 Thomas W. Doeppner. All rights reserved.

Effect of Loop Unrolling

- **Helps integer add**
	- **reduces loop overhead**
- **Others don't improve.** *Why?*
	- **still sequential dependency**

 $x = (x \t{OP} d[i]) \t{OP} d[i+1];$

Loop Unrolling with Reassociation

```
void unroll2xra(vec_ptr_t v, data_t *dest)
\{int length = vec length(v);
      int limit = length-1;
     data t *d = qet vec start(v);
     data t x = IDENT;
      int i;
      /* Combine 2 elements at a time */
     for (i = 0; i < 1 imit; i+=2 {
          x = x OP (d[i] OP d[i+1]);
\left\{\begin{array}{cc} 1 & 0 \\ 0 & 0 \end{array}\right\} /* Finish any remaining elements */
     for (i \neq i < length; i++) {
          x = x OP d[i];
\left\{\begin{array}{ccc} 1 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{array}\right\}*dest = x;
}
                                               x = (x \t{OP} d[i]) \t{OP} d[i+1];Compare to before
```
- **Can this change the result of the computation?**
- **Yes, for FP.** *Why?*

CS33 Intro to Computer Systems XVI–17 Copyright © 2024 Thomas W. Doeppner. All rights reserved.

Reassociated Computation

 $x = x$ OP (d[i] OP d[i+1]);

• **What changed:**

- **ops in the next iteration can be started early (no dependency)**
- **Overall Performance**
	- **N elements, D cycles latency/op**
	- **should be (N/2+1)*D cycles: CPE = D/2**
	- **measured CPE slightly worse for integer addition (there are other things going on)**

Effect of Reassociation

- **Nearly 2x speedup for int *, FP +, FP ***
	- **reason: breaks sequential dependency**

$$
x = x
$$
 OP (d[i] OP d[i+1]);

Loop Unrolling with Separate Accumulators

```
void unroll2xp2x(vec_ptr_t v, data_t *dest)
\{int length = vec length(v);
      int limit = length-1;
    data t *d = get vec start(v);
    data t x0 = IDENT;
    data t x1 = IDENT;
     int i;
      /* Combine 2 elements at a time */
     for (i = 0; i < 1 imit; i+=2 {
        x0 = x0 OP d[i];
        x1 = x1 OP d[i+1];
 }
     /* Finish any remaining elements */
      for (; i < length; i++) {
         x0 = x0 OP d[i];
\left\{\begin{array}{ccc} 1 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{array}\right\}*dest = x0 OP x1;
}
```
• **Different form of reassociation**

CS33 Intro to Computer Systems XVI–20 Thomas W. Doeppner. All rights reserved. All rights res

Effect of Separate Accumulators

• **2x speedup (over unroll 2x) for int *, FP +, FP ***

– **breaks sequential dependency in a "cleaner," more obvious way**

x0 = x0 OP d[i]; $x1 = x1$ OP d[i+1];

Separate Accumulators

$$
x0 = x0
$$
 OP d[i];
 $x1 = x1$ OP d[i+1];

- **What changed:**
	- two independent "streams" of operations

• **Overall Performance**

- N elements, D cycles latency/op
- should be (N/2+1)*D cycles: **CPE = D/2**
- Integer addition improved, but not yet at predicted value

What Now?

Quiz 1

We're making progress. With two accumulators we get a two-fold speedup. With three accumulators, we can get a three-fold speedup. How much better performance can we expect if we add even more accumulators?

- **a) It keeps on getting better as we add more and more accumulators**
- **b) It's limited by the latency bound**
- **c) It's limited by the throughput bound**
- **d) It's limited by something else**

Performance

- **K-way loop unrolling with K accumulators**
	- **limited by number and throughput of functional units**

Achievable Performance

Using Vector Instructions

• **Make use of SSE Instructions**

– **parallel operations on multiple data elements**

CS33 Intro to Computer Systems XVI–26 Copyright © 2024 Thomas W. Doeppner. All rights reserved.

Hyper Threading

CS33 Intro to Computer Systems XVI–27 Copyright © 2024 Thomas W. Doeppner. All rights reserved.

Multiple Cores

Chip

CS33 Intro to Computer Systems XVI–28 Copyright © 2024 Thomas W. Doeppner. All rights reserved.

CS 33

Memory Hierarchy I

CS33 Intro to Computer Systems XVI–29 Copyright © 2024 Thomas W. Doeppner. All rights reserved.

Random-Access Memory (RAM)

- **Key features**
	- **RAM is traditionally packaged as a chip**
	- **basic storage unit is normally a cell (one bit per cell)**
	- **multiple RAM chips form a memory**
- **Static RAM (SRAM)**
	- **each cell stores a bit with a four- or six-transistor circuit**
	- **retains value indefinitely, as long as it is kept powered**
	- **relatively insensitive to electrical noise (EMI), radiation, etc.**
	- **faster and more expensive than DRAM**
- **Dynamic RAM (DRAM)**
	- **each cell stores bit with a capacitor; transistor is used for access**
	- **value must be refreshed every 10-100 ms**
	- **more sensitive to disturbances (EMI, radiation,…) than SRAM**
	- **slower and cheaper than SRAM**

SRAM vs DRAM Summary

- **EDC = error detection and correction**
	- **to cope with noise, etc.**

CS33 Intro to Computer Systems XVI–31 Copyright © 2024 Thomas W. Doeppner. All rights reserved.

Conventional DRAM Organization

- **d x w DRAM:**
	- **dw total bits organized as d supercells of size w bits**

Reading DRAM Supercell (2,1)

Step 1(a): row access strobe (RAS) selects row 2 Step 1(b): row 2 copied from DRAM array to row buffer

CS33 Intro to Computer Systems XVI–33 Copyright © 2024 Thomas W. Doeppner. All rights reserved.

Reading DRAM Supercell (2,1)

Step 2(a): column access strobe (CAS) selects column 1

Step 2(b): supercell (2,1) copied from buffer to data lines, and eventually back to the CPU

Memory Modules

Enhanced DRAMs

- **Basic DRAM cell has not changed since its invention in 1966**
	- **commercialized by Intel in 1970**
- **DRAMs with better interface logic and faster I/O:**
	- **synchronous DRAM (SDRAM or SDR)**
		- » **uses a conventional clock signal instead of asynchronous control**
		- » **allows reuse of the row addresses (e.g., RAS, CAS, CAS, CAS)**
	- **double data-rate synchronous DRAM (DDR SDRAM)**
		- » **DDR1**
			- **twice as fast: 16 consecutive bytes xfr'd as fast as 8 in SDR**
		- » **DDR2**
			- **4 times as fast: 32 consecutive bytes xfr'd as fast as 8 in SDR**
		- » **DDR3**
			- **8 times as fast: 64 consecutive bytes xfr'd as fast as 8 in SDR**

Enhanced DRAMs

CS33 Intro to Computer Systems XVI–37 Copyright © 2024 Thomas W. Doeppner. All rights reserved.

DDR4

- **Memory transfer speed increased by a factor of 16 (twice as fast as DDR3)**
	- **no increase in DRAM Cell Array speed (same as SDR)**
	- **16 times more data transferred at once**
		- » **64 adjacent bytes fetched from DRAM**
			- **just like DDR3**

A program is loading randomly selected bytes from memory. These bytes will be delivered to the processor on a DDR4 system at a speed that's n times that of an SDR system, where n is:

a) 8 b) 4 c) 2 d) 1

A Mismatch

- **A processor clock cycle is ~0.3 nsecs**
	- **Older SunLab machines (Intel Core i5-4690) run at 3.5 GHz**
- **Basic operations take 1 – 10 clock cycles** – **.3 – 3 nsecs**
- **Accessing memory takes 70-100 nsecs**
- **How is this made to work?**

Caching to the Rescue

CS33 Intro to Computer Systems XVI–41 Copyright © 2024 Thomas W. Doeppner. All rights reserved.

Cache Memories

- **Cache memories are small, fast SRAM-based memories managed automatically in hardware**
	- **hold frequently accessed blocks of main memory**
- **CPU looks first for data in caches (e.g., L1, L2, and L3), then in main memory**
- **Typical system structure:**

CS33 Intro to Computer Systems XVI–42 Thomas W. Doeppner. All rights reserved. All rights res

General Cache Concepts

CS33 Intro to Computer Systems XVI–43 Copyright © 2024 Thomas W. Doeppner. All rights reserved.

General Cache Concepts: Hit

Request: 14 *Data in block b is needed*

Block b is in cache:

CS33 Intro to Computer Systems XVI–44 Copyright © 2024 Thomas W. Doeppner. All rights reserved.

General Cache Concepts: Miss

Request: 12 *Data in block b is needed*

Block b is not in cache: Miss!

Block b is fetched from

Block b is stored in cache

- placement policy: determines where b goes
- •replacement policy: determines which block gets evicted (victim)

General Caching Concepts: Types of Cache Misses

- **Cold (compulsory) miss**
	- **cold misses occur because the cache is empty**

• **Conflict miss**

- **most caches limit blocks to a small subset (sometimes a singleton) of the block positions in RAM**
	- » **e.g., block i in RAM must be placed in block (i mod 4) in the cache**
- **conflict misses occur when the cache is large enough, but multiple data objects all map to the same cache block**
	- » **e.g., referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time**

• **Capacity miss**

– **occurs when the set of active cache blocks (working set) is larger than the cache**

CS33 Intro to Computer Systems XVI–46 Copyright © 2024 Thomas W. Doeppner. All rights reserved.

General Cache Organization (S, E, B)

CS33 Intro to Computer Systems XVI–47 Copyright © 2024 Thomas W. Doeppner. All rights reserved.

• *Locate set*

CS33 Intro to Computer Systems XVI–48 CS33 Thomas W. Doeppner. All rights reserved. All right

Example: Direct Mapped Cache (E = 1)

Direct mapped: one line per set Assume: cache block size 8 bytes

Example: Direct Mapped Cache (E = 1)

Direct mapped: one line per set Assume: cache block size 8 bytes

Example: Direct Mapped Cache (E = 1)

Direct mapped: one line per set Assume: cache block size 8 bytes

No match: old line is evicted and replaced

CS33 Intro to Computer Systems XVI–51 Copyright © 2024 Thomas W. Doeppner. All rights reserved.

Direct-Mapped Cache Simulation

M=16 byte addresses, B=2 bytes/block, S=4 sets, E=1 Blocks/set

Address trace (reads, one byte per read):

CS33 Intro to Computer Systems XVI–52 Copyright © 2024 Thomas W. Doeppner. All rights reserved.

A Higher-Level Example

```
int sum_array_rows(double a[16][16])
\{int i, j;
   double sum = 0;
    for (i = 0; i < 16; i++)for (i = 0; j < 16; j++)sum += a[i][i];return sum;
}
```

```
int sum_array_cols(double a[16][16])
{
    int i, j;
   double sum = 0;
    for (j = 0; i < 16; i++)for (i = 0; j < 16; j++)sum += a[i][i];return sum;
}
```
Ignore the variables sum, i, j

CS33 Intro to Computer Systems XVI–53 Copyright © 2024 Thomas W. Doeppner. All rights reserved.

A Higher-Level Example

```
int sum_array_rows(double a[16][16])
\{int i, j;
    double sum = 0;
    for (i = 0; i < 16; i++)for (i = 0; j < 16; j++)sum += a[i][i];return sum;
}
int sum_array_cols(double a[16][16])
{
   int i, j;
    double sum = 0;
```

```
for (i = 0; i < 16; i++)for (i = 0; j < 16; j++)sum += a[i][j];return sum;
```


}

A Higher-Level Example

```
int sum_array_rows(double a[16][16])
{
   int i, j;
    double sum = 0;
    for (i = 0; i < 16; i++)for (j = 0; j < 16; j++)sum += a[i][j];return sum;
}
int sum_array_cols(double a[16][16])
\{int i, j;
    double sum = 0;
```

```
for (j = 0; j < 16; i++)for (i = 0; i < 16; j++)sum += a[i][j];
return sum;
```


}

CS33 Intro to Computer Systems *XVI–55* Copyright © 2024 Thomas W. Doeppner. All rights reserved.

Conflict Misses: Aligned

```
double dotprod(double x[8], double y[8]) {
   double sum = 0.0;
   int i;
  for (i=0; i<8; i++)sum += x[i] * y[i]; return sum;
}
```


Different Alignments

```
double dotprod(double x[8], double y[8]) {
   double sum = 0.0;
   int i;
  for (i=0; i<8; i++)sum += x[i] * y[i]; return sum;
}
```


CS33 Intro to Computer Systems *XVI–57* Copyright © 2024 Thomas W. Doeppner. All rights reserved.